Logic Minimization Algorithms for VLSI Synthesis (The Springer International Series in Engineering and Computer Science, 2)

R 6,560
or 4 x payments of R1,640.00 with Payflex

Availability: Currently in Stock
Delivery: 10-20 working days