This textbook is for a university freshman/sophomore course on digital logic and digital systems design. In addition, the SystemVerilog language is interwoven throughout the text, providing both new learners as well as existing digital logic designers an introduction to the SystemVerilog language and its use for designing digital systems.